L Number	Hits	Search Text	DB	Time stamp
1	1534	708/620-632.ccls.	USPAT; US-PGPUB; EPO; JPO;	2004/02/19 14:42
2	752	708/620-632.ccls. and shift\$3	DERWENT; IBM_TDB USPAT; US-PGPUB;	2004/02/19 14:42
3	190	(708/620-632.ccls. and shift\$3) and	EPO; JPO; DERWENT; IBM_TDB USPAT;	2004/02/19
		counter\$1	US-PGPUB; EPO; JPO; DERWENT; IBM TDB	14:42
4	120	((708/620-632.ccls. and shift\$3) and counter\$1) and (shift\$3.ti. or shift\$3.ab. or shift\$3.clm.)	USPĀT; US-PGPUB; EPO; JPO; DERWENT;	2004/02/19 14:43
5	23	(((708/620-632.ccls. and shift\$3) and counter\$1) and (shift\$3.ti. or shift\$3.ab. or shift\$3.clm.)) and counter\$1.clm.	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/02/19 14:43
- ,	1903.	Rong.in.	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/02/12 09:25
_	39053	Lin.in.	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/02/12
	152	Rong.in. and Lin.in.	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/02/12
_	3'4	(Rong.in. and Lin.in.) and multipl\$7	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/02/12
-	22167	708/\$.ccls.	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/02/12
-	6694	708/\$.ccls. and power\$1	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/02/12 09:29
-	5435	(708/\$.ccls. and power\$1) and multipl\$7	IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT;	2004/02/12 09:29
-	2789	((708/\$.ccls. and power\$1) and multipl\$7) and adder\$1	IBM_TDB USPAT; US-PGPUB; EPO; JPO;	2004/02/12 09:30
-	1214	(multipl\$7.ti. or multipl\$7.ab.) and (((708/\$.ccls. and power\$1) and multipl\$7) and adder\$1)	DERWENT; IBM_TDB USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2004/02/12

Search History 2/19/04 2:46:18 PM E

_	320	((multipl\$7.ti. or multipl\$7.ab.) and	USPAT;	2004/02/12
		(((708/\$.ccls. and power\$1) and	US-PGPUB;	09:31
		multipl\$7) and adder\$1)) and (power\$1.ti.	EPO; JPO;	
		or power\$1.ab. or power\$1.clm.)	DERWENT;	
			IBM TDB	:
_	54	(((multipl\$7.ti. or multipl\$7.ab.) and	USPAT;	2004/02/12
		(((708/\$.ccls. and power\$1) and	US-PGPUB;	09:44
		multipl\$7) and adder\$1)) and (power\$1.ti.	EPO; JPO;	
,		or power\$1.ab. or power\$1.clm.)) and	DERWENT;	
		matri\$5	IBM TDB	
l _	73	'	USPĀT;	2004/02/12
1	'."	1 00, 00, 00, 00, 00	US-PGPUB;	09:45
1			EPO; JPO;	""
			DERWENT;	
			IBM TDB	
_	169	708/607,700.ccls.	USPAT;	2004/02/12
	100	70070077700.0013.	US-PGPUB;	09:45
1			EPO; JPO;	05.10
			DERWENT;	i i
			IBM TDB	
	67	708/607,700.ccls. and power\$1	USPAT;	2004/02/12
_	0,	1 /00/00/,/00.ccis. and poweryr	US-PGPUB;	09:45
		,	EPO; JPO;	09.45
			DERWENT;	
		·	IBM TDB	
	62	(708/607,700.ccls. and power\$1) not	USPAT;	2004/02/12
-	62	((((multipl\$7.ti. or multipl\$7.ab.) and	US-PGPUB;	09:45
		((((Multiply/.tl. of Multiply/.ab.) and (((708/\$.ccls. and power\$1) and	EPO; JPO;	09.45
		' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '	DERWENT;	
		multipl\$7) and adder\$1)) and (power\$1.ti.	IBM TDB	
	١.	or power\$1.ab. or power\$1.clm.)) and	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
,	53	matri\$5)	USPAT;	2004/02/12
-	53		US-PGPUB;	09:45
		power\$1) not ((((multipl\$7.ti. or		09.40
		multipl\$7.ab.) and (((708/\$.ccls. and	EPO; JPO; DERWENT;	
		power\$1) and multipl\$7) and adder\$1)) and		
	ļ	(power\$1.ti. or power\$1.ab. or	IBM_TDB	1
1	1	power\$1.clm.)) and matri\$5))	1	

48EE HOME : SEARCH ISEE : SHOP : WEB ACCOUNT : CONTACT ISEE

Request Permissions

RIGHTSLINKO



Membership Publications/Services Standards Conferences

ences Careers/Jobs

Welcome
United States Patent and Trademark Office

Help FAQ Terms IEEE Peer Review

Quick Links

Search Results [PDF FULL-TEXT 628 KB] PREV NEXT DOWNLOAD CITATION

» ABSTRACT PLUS

- O- Home
- O- What Can I Access?
- O- Log-out

ables of contents

- O- Journals & Magazines
- O- Conference Proceedings
- Standards

- O- By Author
- (")- Basic
- Advanced

- O Join IEEE .
- O- Establish IEEE Web Account
- C Access the IEEE Member Digital Library

Fast multiplier schemes using large parallel counters and shift switches

Rong Lin

Dept. of Comput. Sci., SUNY, Geneseo, NY, USA;

This paper appears in: High Performance Computing, 1997. Proceedings. Fourth

International Conference on

Meeting Date: 12/18/1997 - 12/21/1997

Publication Date: 18-21 Dec. 1997

Location: Bangalore India On page(s): 302 - 308 Reference Cited: 19

Number of Pages: xxiii+539

Inspec Accession Number: 5767657

Abstract:

We present novel fast parallel multiplier schemes. In contrast to the full adder binary logic based traditional designs, we use (incomplete) large parallel counters and large shift switch compressors, which are built based on shift switch logic, a logic with shift switches as logic elements performing modulo arithmetic operations on (non-binary) state signals. With the unique feature of shift switch logic our parallel multiplier schemes have shown superiority in speed and in area compactness. This is provided through the use of a stage-reduced partial product reduction network, the efficient signal interconnection and the simplified final carry lookahead adder. Compared to the well-known designs, our approach possesses higher regularity and simplicity on circuit structures, characterized by both the recursive shift switch networks which localize the major part of partial product reduction and the deliberated utilization of uneven arrival signals which minimize the delay of the multipliers

Index Terms:

adders carry logic circuit optimisation counting circuits delays digital arithmetic logic design minimisation multiplying circuits shift registers area compactness carry lookahead adder fast parallel multiplier schemes full adder binary logic large parallel counters large shift switch compressors logic elements modulo arithmetic operations multiplier delay minimization partial product reduction recursive shift switch networks shift switch logic signal interconnection speed stage-reduced partial product reduction network state signals uneven arrival signals

Documents that cite this document

There are no cliing documents available in IEEE Xplore at this time.